DEVICE INTEGRATION increased four orders of magnitude over the four decades from the invention of the vacuum tube triode in 1906 to the Eniac machine in 1945. Two intervening world wars also brought the need for solid-state radar technologies and US investments into solid-state physics in the 1930s and 1940s. These events directly led to the understanding of defects, semiconductors, band structure, and ultimately the invention of the Shockley transistor in 1947. The solid-state transistor had an interesting run-up in integration-up to six orders of magnitude-until the 1980s when Sumio Iijima's pioneering work on carbon nanotubes (CNT) in 1991 and the subsequent development of CNT devices, including FETs, diodes, and storage elements. In the meantime, driven largely by the cost and scalability advantages of Moore's law, silicon CMOS continues to make steady progress in a regime that could just as easily be called silicon nanoelectronics, within reach of 15 nm in printed dimensions. And now, once again, shifts in US national priorities are driving technology investments toward a new range of technologies that fall under the umbrella of nanotechnology.
Nanodevices generally refer to a host of technologies from carbon nanotubes, silicon nanowires, single-electron transport devices, and quantum dot cells to resonant tunneling diodes. A nanosystem is a set combination of the device type, architecture (3D structures, cellular automata, crossbars, and so forth), and how the state information is held and represented (electronic charge, spin, and so forth). Among the nanodevices, CNT and molecular materials seem to be furthest along.
A CNT is an atomic planar sheet of carbon atoms bonded into an array of hexagons and rolled into a cylinder that is 1 to 20 nm in diameter and 100 nm to a few microns in length. A CNT FET replaces the conduction channel in a FET with a CNT. Even at this early stage, consensus seems to be that it is probably unreasonable to expect performance increases in individual devices beyond silicon nanodevices so long as the basic mechanisms for state information and update remain the same. However, there is a much larger promise of at least nine orders of magnitude in integration resulting from scalability, self-assembly, and densities that are higher than in silicon nanoelectronics. The physics of the very small suddenly stands to open up a new world of scalability and integration. This world would require new models, methods, and mathematics to understand and use these fickle devices in new fabrics for the future built out of components that are at best statistically characterizable. Among electronic and computer system designers, this phenomenon has ignited architectural and EDA innovations to build defecttolerant and reconfigurable nanosystems.
Even as the industry looks forward to a future full of promise, it is interesting to look back and examine the history of technology inflection points. Within a short period of about 10 years from the invention of the Shockley transistor came the advent of BJT devices in 1948 , FET in 1953 , LED in 1955 , and the tunneling diode in 1957, leading up to ICs in 1959 and the semiconductor laser in 1962. In other words, the majority of device advances that underlie today's ICs had already occurred within the first 10 years of the Shockley transistor. Moore's law in the following 30 to 40 years is a success story of scalability and integration at all levels, a goal that is intrinsic to all design and manufacturing automation. Rapid technological exploitation, I suppose, is inherent in major advances in science, whether conceptual or concrete. It is possible to make the case for software as well: The Atlas machine built in Manchester University in 1962 Nanotechnology: Where science of the small meets math of the large continued on p. 294 Society. These committees have been instrumental in creating workshops that eventually developed into conferences and symposia. Once more, the collective wisdom of many volunteers is at the root of this effort. We thank all those who have helped in creating C-EDA. We are looking for volunteers as well as suggestions for potential technical activities and ways in which we can help the larger community. If you have any ideas and/or would like to be part of the growing C-EDA movement, drop us a line at ceda@galileo.stanford.edu. ■ already had multiprogramming, pipelining, interrupts, spooling, and paged virtual memory-once again, all the major underpinnings of modern computing systems. We might just be in an era of rapidly converging advances into the major building blocks of nanosystems for the next 50 years. Choose wisely! Although major semiconductor devices emerged within a short period after the defining events in 1947 (transistor) and 1959 (planar IC), almost all of these advances came from industry labs: zone refining (Western Electric, 1950) , grown junction (Western Electric, 1951) , silicon junction (Texas Instruments, 1955) , oxide masking and diffusion (Western Electric, 1955) , planar transistor process and ICs (Fairchild, 1960; Texas Instruments, 1961) , and technologies such as ion implantation, plasma processing, and e-beam (AT&T Bell Labs, early 1960s).
Modern reality is that industry laboratories have been largely replaced by industry consortia such as International SEMATECH; Semiconductor Leading Edge Technologies (SELETE); Association of Super-Advanced Electronics Technologies (ASET); European Medea; Industrial Technology Research Institute; and bodies with direct state support, such as Albany Nanotech or the Texas Technology Initiative. Individual companieslarge or small-rarely take up the mantle as the research laboratories once did. Despite their overall size, most of these consortia seek to overcome focused technological challenges rather than pursue the "blue sky" research that once permeated industry research laboratories.
Even taxpayer-funded bodies such as the National Science Foundation, whose bedrock was unsolicited research up until very recently, have taken to divining the future, promoting focused initiatives built around specific technical visions for the future and thus predicting or picking winners among competing technologies. You wonder if there is any appetite left for fundamental research and serendipitous technology advances as opposed to seeking to create formidable business advantages based on the latest technology predictions. At the same time, faced with the grim reality of a nation at war, US federal funding for research is facing fundamental changes to the partnership between the federal government and universities established since the Endless Frontier by Vannevar Bush just after World War II! While we will debate research priorities and funding issues at another time, it gives me great pleasure to introduce to you this special issue on nanotechnology, painstakingly put together by an excellent team of guest editors: Iris Bahar, Sandeep Shukla, Mehdi Tahoori, and Fabrizio Lombardi.
Our general interest articles cover signal integrity in high-speed bus design, analysis for precision-optimized algorithms for custom logic, circuit analysis to locate circuits vulnerable to nanometer noise and soft errors, and parametric yield analysis under power and performance constraints.
We hope you enjoy this issue! Rajesh Gupta, Editor in Chief continued from p. 289
Newsflash
Jack Kilby, coinventor of the integrated circuit, has died at age 81. In 1959, Kilby (then at Texas Instruments) and Robert Noyce (then at Fairchild) coinvented the IC and started the microelectronic revolution that continues to unfurl today. Kilby received a Nobel Prize in 2000 for his invention; he also received a Kyoto Prize in 1993. He was one of only 13 individuals to receive both the National Medal of Science and the National Medal of Technology, the highest technical awards given by the US government.
